ERD-01-001 FB 2 6 2002

February 6, 2002

To: Commissioner of Patents and Trademarks

Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572

20 McIntosh Drive

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/016,915 12/14/01

David Meltzer

A LOCK DETECTOR CIRCUIT FOR DEJITTER PHASE LOCK LOOP (PLL) APPLICATIONS

Grp. Art Unit: 2631

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on February 15, 2002.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

5/12/05

The structure of a phase lock loop is well known in the art as shown in "Phase-Lock Loop-Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs," Nayan Patel, SCAA033A, Texas Instruments, March 1997, and "Phase-Locked Loops for High-Frequency Receivers and Transmitters - Part 1," Curtin and O'Brian, Analog Dialogue, 33-3, 1999.

The TQ8103 Clock & Data Recovery (CDR) product description discloses a monolithic CDR IC manufactured by Triquint Semiconductor Inc., which receives NRZ data, extracts the high-speed clock and presents separated data and clock as outputs.

The AMCC S3040A Device Specification (April 2, 2000) describes a clock recovery unit used to device high speed timing signals for SONET/SDH-based equipment.

- U.S. Patent 6,215,834 to McCollough, "Dual Bandwidth Phase Locked Loop Frequency Lock Detection System and Method," discloses a frequency lock detector for a dual bandwidth PLL.
- U.S. Patent 5,963,608 to Casper et al., "Clock Extractor for High Speed Variable Data Rate Communication System," discloses a data rate estimator-based, variable data rate synchronizer that extracts a clock signal embedded within a digital data signal.

- U.S. Patent 5,886,582 to Stansell, "Enabling Clock Sgnals with a Phase Locked Loop (PLL) Lock Detect Circuit," discloses a circuit for enabling and disabling generation of an output clock signal.
- U.S. Patent 5,870,002 to Ghaderi et al., "Phase-Frequency Lock Detector," discloses a method and circuitry for detecting when a PLL achieves phase and frequency-lock to a reference frequency with minimal hardware and power dissipation.
- U.S. Patent 5,838,749 to Casper et al., "Method and Apparatus for Extracting an Embedded Clock from a Digital Data Signal," discloses a high speed, wide data rate range (e.g. 10-300 Mb/s), fiber optic digital communication system.
- U.S. Patent 5,822,387 to Mar, "Apparatus for Fast Phase-Locked Loop (PLL) Frequency Slewing During Power On," discloses a clock synthesizer that includes a phase-locked loop circuit having two modes of operation: a non-slewing mode of operation, and a feequency-slewing mode of operation.
- U.S. Patent 5,724,007 to Mar, "Adjustable Lock Detector for a Phase-Locked Loop Circuit," discloses a lock detector suitable for detecting when an output signal of a phase-locked loop circuit is phase-locked to an input reference signal.

- U.S. Patent 5,394,444 to Silvey et al., "Lock Detect Circuit for Detecting a Lock Condition in a Phase Locked Loop and Method Therefor," discloses a lock detect circuit for detecting a lock condition in a phased lock loop.
- U.S. Patent 4,499,434 to Thompson, "PLL Phase Error Alarm Related to Associated Receiver," discloses improvements in error alarms used in conjunction with phase locked signal sources for use in phase modulated communication systems.
- U.S. Patent 5,359,727 to Kurita et al., "Clock Generator Using PLL and Information Processing System Using the Clock Generator," discloses a clock generation circuit for a semiconductor integrated circuit device including an information processing system in which logic operations are carried out based upon the clock.
- U.S. Patent 5,463,329 to Kawasaki et al., "Input Circuit for Level-Shifting TTL or CMOS to ECL Signals," discloses an input circuit which converts an input signal to an output signal.
- U.S. Patent 5,382,923 to Shimada et al., "Charge-Pump Circuit for Use in Phase Locked Loop," discloses a charge-pump circuit for controlling a voltage controlled oscillator by converting a phase difference between two input signals, which never become low at the same time, into a voltage.

- U.S. Patent 5,570,042 to Ma, "PECL Input Buffer," discloses an input buffer utilized to first amplify a differential clock or data signal pair to a desired voltage level before being presented to a CMOS or NMOS differential amplifier.
- U.S. Patent 5,581,214 to Iga, "Phase-Locked Loop Circuit," discloses a technique for reducing a time required for lock-up of the phase-locked loop circuit which operates intermittently.
- U.S. Patent 5,793,225 to Gerson, "CMOS SONET/ATM Receiver Suitable for Use with Pseudo ECL and TTL Signaling Environments," discloses a high-speed pulse receiver.
- U.S. Patent 5,905,386 to Gerson, "CMOS SONET/ATM Receiver Suitabale for Use with Pseudo ECL and TTL Signaling Environments," discloses a high-speed pulse receiver.
- U.S. Patent 6,246,294 to Gai, "Supply Noise Immunity Low-Jitter Voltage-Controlled Oscillator Design," discloses a phase-locked loop system that generates an output signal having low jitter.
- U.S. Patent 6,285,262 to Kuriyama, "Frequency Divider, a Phase Lock Oscillator and a Flip-Flop Circuit Using the Frequency Divider," discloses a frequency divider comprising first and second basic gates.



- U.S. Patent 5,614,843 to Mita et al., "CMOS-PECL Level Conversion Circuit," discloses a level conversion circuit which is utilized in a PECL (Pseudo-ECL) interface serving as a small amplitude interface to convert a voltage level from a CMOS level to a PECL level.
- U.S. Patent 5,889,437 to Lee, "Frequency Synthesizer with Low Jitter Noise," discloses an improved apparatus for combining frequencies which is capable of generating a constant frequency when an external variation is applied thereto by implementing each block using a differential circuit.
- U.S. Patent 6,111,469 to Adachi, "Charge Pumping Circuit and PLL Frequency Synthisizer," discloses a charge pumping circuit including a constant current source, a switch element, a first MOS transistor, a second MOS transistor, and a switching-off circuit.
- U.S. Patent 4,736,167 to Kojima et al., "PLL Frequency Synthesizer," discloses a phase locked loop frequency synthesizer.
- U.S. Patent 4,818,950 to Ranger, "Low Jitter Phase-Licked Loop," discloses digital phase-locked loops for synchronizing a local clock signal to a received digital signal with minimum jitter.

ERD-01-001

- U.S. Patent 5,151,665 to Wentzler, "Phase-Lock-Loop System with Variable Bandwidth and Charge Pump Parameters," discloses an improved phase lock loop frequency synthesizer capable of handling both analog and digital transmission.
- U.S. Patent 5,157,354 to Saiki et al., "Phase-Locked Loop IC Having ECL Buffers," discloses a phase locked loop IC comprising a voltage controlled oscillator which generates a clock signal in accordance with a control voltage.
- U.S. Patent 5,216,302 to Tanizawa, "Reference Delay Generator and Electronic Device Using the Same," discloses a reference delay generator including a delay unit having a plurality of delay elements which are cascaded and respectively have variable delay times.
- U.S. Patent Application Publication No. U.S. 2001/0013800
  Al, Pub. Date: Aug. 16, 2001, to Wu et al., "Compensation
  Circuit for Low Phase Offset for Phase-Locked Loops," discloses
  a phase-locked loop circuit and method for providing for
  compensation for an offset.

Sincere

Stephen B. Ackerman,

Reg. No. 37761

NANAPPLICATION   David Meltzer   David Meltz	orm PTO-1		horme (Cristian)	1	مسرلسوة ومتعدي	7
6 21 5834 41001 McCollough 375 375 8/4/97 59 63 658 1058 1058199 Casper et al. 375 373 6/20/97 5 8866 58 23/249 Stansell 331 1A 8/7/96 5 87000 22/9/99 Ghaderictal. 331 17 6/22/97 5 838 749 11/1/98 Casper et al. 375 376 8/2/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 724007 3/3/98 Mar 375 377 1/2/93 4 499 42/2/95 Silvey et al. 375 374 7/2/93 4 499 42/2/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/0/25/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/95/95/95/95/95/95/95/95/95/95/95/95/95/	. INFOI	TMATION DISCLOSUME CITATIONS	ERD-01-001		1016	115/2 0
6 21 5834 41001 McCollough 375 375 8/4/97 59 63 658 1058 1058199 Casper et al. 375 373 6/20/97 5 8866 58 23/249 Stansell 331 1A 8/7/96 5 87000 22/9/99 Ghaderictal. 331 17 6/22/97 5 838 749 11/1/98 Casper et al. 375 376 8/2/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 724007 3/3/98 Mar 375 377 1/2/93 4 499 42/2/95 Silvey et al. 375 374 7/2/93 4 499 42/2/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/0/25/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/95/95/95/95/95/95/95/95/95/95/95/95/95/		IN AN APPLICATION	David M		<u>م</u>	nolog of
6 21 5834 41001 McCollough 375 375 8/4/97 59 63 658 1058 1058199 Casper et al. 375 373 6/20/97 5 8866 58 23/249 Stansell 331 1A 8/7/96 5 87000 22/9/99 Ghaderictal. 331 17 6/22/97 5 838 749 11/1/98 Casper et al. 375 376 8/2/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 724007 3/3/98 Mar 375 377 1/2/93 4 499 42/2/95 Silvey et al. 375 374 7/2/93 4 499 42/2/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/0/25/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/95/95/95/95/95/95/95/95/95/95/95/95/95/		(Uso sevoral shouts il nosossita)	12/14/01	Or i	ocys XA Chai	26318/2 10
6 21 5834 41001 McCollough 375 375 8/4/97 59 63 658 1058 1058199 Casper et al. 375 373 6/20/97 5 8866 58 23/249 Stansell 331 1A 8/7/96 5 87000 22/9/99 Ghaderictal. 331 17 6/22/97 5 838 749 11/1/98 Casper et al. 375 376 8/2/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 822 387 1013/98 Mar 375 376 3/25/95 5 724007 3/3/98 Mar 375 377 1/2/93 4 499 42/2/95 Silvey et al. 375 374 7/2/93 4 499 42/2/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/0/25/95 Silvey et al. 375 377 7/2/93 5 46/3/3/27/95/95/95/95/95/95/95/95/95/95/95/95/95/		U STATEN	T DOCUMENTS	<del></del>	<del></del>	200
591636081015199 Cascer et al. 375 373 6/26/97 588658232399 Stansell 331 1A 8/7/96 5870002219199 Ghaderictal. 331 17 6/23/97 58387101398 Mar 375 376 6/5/95 5822387101398 Mar 375 376 3/25/96 5724007333/98 Mar 331 1A 3/25/96 5394444421285 Thompson 331 17 7/12/93 44994342/285 Thompson 331 17 7/19/82 535972710/25/44 Kurita et al. 395 550 3/2/90 54/6/332910/31/95 Kawasaki et al. 326 77 4/8/94 FOREIGN PATENT DOCUMENTS  COCULEIT NUMBER OUTE COUNTRY CLUSS SURCUSS TIMBORY YES 100  Thase-lock loop Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs, Naman Patel, SCAA033A, Texas Instruments, March 1997.  "Phase-locked Loops for High Frequency Receivers and Transmitters - Part 1, Curtin and O'Brian, Analog Dialogue 33-3, 1999				CLLES	\$Un CULLE	አ የሴሀሪሀ ነለሃ አ ህጉነን ወንፈር
591636081015199 Cascer et al. 375 373 6/26/97 588658232399 Stansell 331 1A 8/7/96 5870002219199 Ghaderictal. 331 17 6/23/97 58387101398 Mar 375 376 6/5/95 5822387101398 Mar 375 376 3/25/96 5724007333/98 Mar 331 1A 3/25/96 5394444421285 Thompson 331 17 7/12/93 44994342/285 Thompson 331 17 7/19/82 535972710/25/44 Kurita et al. 395 550 3/2/90 54/6/332910/31/95 Kawasaki et al. 326 77 4/8/94 FOREIGN PATENT DOCUMENTS  COCULEIT NUMBER OUTE COUNTRY CLUSS SURCUSS TIMBORY YES 100  Thase-lock loop Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs, Naman Patel, SCAA033A, Texas Instruments, March 1997.  "Phase-locked Loops for High Frequency Receivers and Transmitters - Part 1, Curtin and O'Brian, Analog Dialogue 33-3, 1999		62158344100, McCollos	rah	375	375	8/4/97
5 8 8 6 5 8 232499 Stansell  5 8 70 00 0 219/99 Ghader: et al. 331 17 6/23/97  5 8 38 7 49 11/1798 Casper et al. 375 376 6/5/95  5 8 2 2 38 7 10/13/98 Mar 375 376 3/25/95  5 7 240 0 7 3/23/98 Mar 375 376 3/25/96  5 3 9 4 4442/25/45 Silven et al. 375 374 7/12/93  4 499 4 342/14/85 Thompson 331 17 7/19/82  5 3 5 9 7 27 10/25/94 Kurita et al. 395 550 3/2/90  5 4 6 3329 10/31/95 Kawasoki et al. 326 77 4/8/94  FOREIGN PATENT DOCUMENTS  COCULENTIALUBER OATE COUNTRY CLUSS SUPCLUSS TICOMEDICAL OF THE PROPERTY OF			tal.	375	373	6/26/97
5 8 70 00 0 2 2 19 199 Ghad eri et al. 331 17 6 123 197 5 8 38 7 49 11/1798 Casper et al. 375 376 6 15/95 5 8 22 38 7 10 113/98 Mar 375 376 3 2 5/98 5 7 2 440 0 7 3 3 3 98 Mar 331 1 A 3 2 5/96 5 3 9 4 4 4 4 2 1 2 4 5 5 5 1 vey et al. 375 374 7 12 193 4 4 9 14 3 4 2 1 2 4 5 5 5 1 vey et al. 395 550 3 2 1 2 9 0 5 4 6 3 3 2 9 10 3 195 Kawasaki et al. 326 77 4 8 9 4 FOREIGN PATENT DOCUMENTS  COCUNENT INJURED CATE COUNTRY CLUSS SURCULS TRANSITION  OTHER DOCUMENTS (Including Author, Tibo, Data, Partitioner Papos, Elic)  Phase-lock loap Based (PLD) Clock Driver: A Critical Look at Benefits Versus Costs Naman Patel, SCAAD 33 A,  Texas Instruments, March 1997.  "Phase-locked Loaps for thish Frequency Receivers and Transmitters - Part 1 Curtin and O'Brian, Analog Dialogue, 33-3, 1999			li	331	1 A	8/7/96
5 8 38 7 49 11/17/98 Casger et al. 375 376 6/5/95  5 8 2 2 38 7 10/13/98 Mar 375 376 3 25/98  5 7 240 0 7 3 3/98 Mar 331 1 A 3/25/96  5 3 9 4 444 228/95 Silven et al. 375 374 7/12/93  4 499 43 42/12/85 Thompson 331 17 7/19/82  5 3 5 9 7 2 7 10/25/84 Kurita et al. 395 550 3/2/90  5 46 3 3 2 9 1/2 7/10/25/84 Kurita et al. 326 77 4/8/94  FOREIGN PATENT DOCUMENTS  COCULENT INDUMEN  COCULENT			ri et d.			6/23/97
S 822 387 1013/98 Mar  S 7240073 3 48 Mar  S 39 444428/95 Silvey et al. 375 374 7/12/93  4499 43421285 Thompson 331 17 7/19/82  S 359727 10/25/94 Kurita et al. 395 550 3/2/90  S 463329 10/31/95 Kawasaki et al. 395 550 3/2/90  S 463329 10/31/95 Kawasaki et al. 326 77 4/8/94  FOREIGN PATENT DOCUMENTS  COCUMENT HUMBER OUTE COUNTRY CLUSS SURCLASS THANKING  OTHER DOCUMENTS MICHOLOGY AND THE PROPS. ELC.)  Phase-lock loop Based (PW) Clock Driver: A Critical Look at Benefits Versus Costs Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  Phase-locked Loops for High Frequency Receivers  and Transmitters - Part 1, Curtin and O'Brian, Analog Dialogue 33-3, 1999			et al.		376	. 1
5 72400733348 Mar  53944442285 Silvey et al. 375 374 7/12/93 449943421285 Thompson 331 17 7/19/82 535972710/25/94 Kurita et al. 395 550 3/2/90 5463332910/31/95 Kawasaki et al. 326 77 4/8/94  FOREIGN PATENT DOCUMENTS  COSULYITI HULBER OATE COUNTILY CLGS SURGLISS THATHER YES IND  OTHER DOCUMENTS (Including Aulto), This, Date, Porthord Paper, Ele.)  "Phase-lock loop Based (PL) Clock Driver: A Critical Lock at Benefits Versus Costs "Nagan Patel SCAAO33A,  Texas Instruments, March 1997.  "Phase-locked Loops for High Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue 33-3, 1999.						
Say Hydy Harlas Silvey et al. 375 374 7/12/93 4499 4342/285 Thompson 331 17 7/19/82 535972710/25/94 Kurita et al. 395 550 3/2/90 5463329/03/195 Kawasaki et al. 326 77 4/8/94 FOREIGN PATENT DOCUMENTS  COCULENT NUMBER OUTE COUNTRY CLUS SURGLASS THANHER  OTHER DOCUMENTS (Including Audinor, Tibs, Onto, Perlinert Pages, Elec.)  "Phase-lock loop Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs" Naman Patel, SCAA033A,  Texas Instruments, March 1997.  "Phase-locked Loops for High-Frequency Receivers and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999				331	IA	
S 3 5 9 7 2 7 10/25/44 Kurita et al. 395 550 3/2/90  546332910/31/95 Kawasaki et al. 326 77 4/8/94  FOREIGN PATENT DOCUMENTS  COCUMENT HUMBER DATE COUNTRY  OTHER DOCUMENTS (Including Author, Tibe, Date, Perthora Paper, Ele.)  Phase-Lock Loop Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs "Nayan Patel, SCAHO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999  DATE COMMODINED			etal.	375	374	7/12/93
SHO 3329 Id 31/45 Kawasaki et al. 326 77 4/8/94  FOREIGN PATENT DOCUMENTS  COCUMENT NUMBER OUTE COUNTRY  OTHER DOCUMENTS (Including Author, Tillo, Date, Porthoris Pagos, Etc.)  Phase-Lock Loop Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs "Nayan Patel, SCAHO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High Frequency Receivers  and Transmitters - Part 1, "Curtin and O'Brian,  Analog Dialogue, 33-3, 1999		449943421285 Thompso	η	331	17	7/19/82
FOREIGN PATENT DOCUMENTS  COCCULIENT HULLINGEN  COCCULIENT HULLING	· · · · · · · · · · · · · · · · · · ·	535972710/25/94 Kurita	etal.	395	550	3/2/90
OTHER DOCUMENTS (Including Author, Title, Date, Partition Pages, Etc.)  "Phase-lock loop Based (PW) Clock Driver: A Critical Look at Benefits Versus Costs" Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-locked Loops for High-Frequency Receivers and Transmitters - Part 1," Curtin and O'Brian, Analog Dialogue, 33-3, 1999  DATE COMMICTIO	· · · · · · · · · · · · · · · · · · ·	546332910/31/95 Kawasa	ki et al.	326	77	4/8/94
OTHER DOCUMENTS (Including AUTHOR, TIELD, DATE, PORTINGAR PAGOS, EIC.)  "Phase-Lock Loop Based (PLL) Clock Driver: A (ritical Look at Benefits Versus Costs" Nayan Patel, SCAHO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COIMMOCREO		FOREIGN PAT	ENT DOCUMENTS		·	·
"Phase-Lock Loop Based (PLU) Clock Driver: A Critical Look at Benefits Versus Costs," Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COMMODERED		COCULENT NUMBER OATE COUR	TNY	cuss	ะบถอบเรอ	} <del></del>
"Phase-Lock Loop Based (PLU) Clock Driver: A Critical Look at Benefits Versus Costs," Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COMMODERED						
"Phase-Lock Loop Based (PLU) Clock Driver: A Critical Look at Benefits Versus Costs," Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COMMODERED						
"Phase-Lock Loop Based (PLU) Clock Driver: A Critical Look at Benefits Versus Costs," Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COMMODERED	· · · · · · · · · · · · · · · · · · ·					
"Phase-Lock Loop Based (PLU) Clock Driver: A Critical Look at Benefits Versus Costs," Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COMMODERED						
"Phase-Lock Loop Based (PLU) Clock Driver: A Critical Look at Benefits Versus Costs," Naman Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1," Curtin and O'Brian,  Analog Dialogue, 33-3, 1999.  DATE COMMODERED						
at Benefits Versus Costs "Nayan Patel, SCAAO33A,  Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1, "Curtin and O'Brian,  Analog Dialogue, 33-3, 1999  DATE COMMOCRED		<u> </u>	MENTS (Including Auli	or. Tiw. D	alo, Portinora	Pagos, Elc.)
Texas Instruments, March 1997.  "Phase-Locked Loops for High-Frequency Receivers  and Transmitters - Part 1, "Curtin and O'Brian,  Analog Dialogue, 33-3, 1999  DATE COMMONDED			-	ver:	A Crit	rical Look
Phase-Locked Loops for High-Frequency Receivers and Transmitters - Part 1, "Curtin and O'Brian, Analog Dialogue, 33-3, 1999  DATE COMMOCRED		at Benefits Versus Cos	ts, Nayan P	atel	, SCAA	033A,
Analog Dialogue, 33-3, 1999  DATE COMMOCRED		Texas Instruments, Ma	arch 1997.	·····		·
Analog Dialogue, 33-3, 1999  DATE COMMOCRED		Phase-Locked Loops -	for High-Fre	quen	cy Rec	eivers
Analog Dialogue, 33-3, 1999 DATE CONMIDENCE		1	- Part 1" Cu	uctin	and	D'Brian
DATE CONMIDENCED			33-3. 1999			<del></del>
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP & 600; Deam line the second	DOWNER					
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP & 600; Dean line the second						
citation if not in conformance and not considered, Include copy of this form with next communication to the mostlesses.	EXAMINE	R: Initial if citation considered, whether or not citatio	n is in conformance with	MPEP § 0	609: Draw li	ne through

orm PTO-	1449			Doctor (Cheche)	1	dentire Humbur	
INFO	RMATION DISCL	OSURE C	ITATION	ERD-01-001		10/011	5,915
	IN AN APPLI	CATION	2 6 2020	Lydeni David M	eltze	<u>~</u>	
	(Uso several shoots if no	20117		12/14/01	. ∝	aus III livii	2631
		E COLD	ANEMS ATE	NT DOCUMENTS			
אוויד מיייוינו	סכטיוטיו ואטיוענע	סגדג		ımıç	CLLLS	MUCOTE	ለው፡፡፡
	5 382923	111195	Shimad	a et al.	331	8	4/5/94
	1 1 1 1 1 1	10/29/96		An.		63	1/3/95
		12/3/96	<b>T</b>	Technol 4 20	An.	16	8/30/95
		1 1	+ga	Y/0~ //</td <td>231</td> <td></td> <td>1 1</td>	231		1 1
	5793225	, ,	Gerso	n Sy Conter 2	306	68	1/2/96
	5905386		Gerso	n '6	20326	73	2/27/98
	6246294		<u>6</u> ai		221	57	2/12/99
	6285262	11 1	Kurin	ama	331	25	6/29/99
		3/25/97	Mita	etal.	326	73	1/5/96
		73/30/99	Δ	₹	331	6	7/11/97
· · · · · · · · · · · · · · · · · · ·		18/29/00	Hdack		331		8/20/98
	473614	71415188	FOREIGN PA	a etal. ITENT DOCUMENTS	331	17	623/86
			UNTRY	Touss	รบถดบรอ	Translitten	
· · · · · · · · · · · · · · · · · · ·			<u>.</u>			-	YES NO
			<del> </del>	•	·	-	
	-					-	
		-				-	
		<u> </u>					
			OTHER DOC		<del></del>	Date, Pertinera	
				ta Recovery (			description
	) l		by Trigo	unt Senico	nduc	107 1	ic. ota
		hic C			٠ .		
	The AM	CC 53	5040A D	evice Specit	icati	on (A	212,2000
	ofa	clock	recover	y unit.			
	1 1		_	)			
COMMEN		<del></del>	***************************************	DATE CONSIDERED	<del></del>		